概览
描述
The CD4028BMS types are BCD-to-decimal or binary-to-octal decoders consisting of buffering on all four inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the four inputs, A to D, results in a high level at the selected one of 10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7 if D = 0. High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications. The CD4028BMS is supplied in these 16-lead outline packages: Braze Seal DIP H4S, Frit Seal DIP H1E and Ceramic Flatpack H3X.
特性
- High-voltage type (20V rating)
- BCD-to-decimal decoding or binary-to-octal decoding
- High decoded output drive capability
- "Positive Logic" inputs and outputs - Decoded outputs go high on selection
- Medium-speed operation: tPHL, tPLH = 80ns (typ) at VDD = 10V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20V
- Maximum input current of 1µA at 18V over full package temperature range: 100nA at 18V and +25 °C
- Noise margin (over full package temperature range): 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
- 5V, 10V and 15V parametric ratings
- Meets all requirements of JEDEC tentative standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
产品对比
应用
- Code conversion
- Indication-Tube decoder
- Address decoding - Memory selection control
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 408 KB | |
| 宣传手册 | PDF 467 KB | |
| 涨价通告 | PDF 360 KB | |
| 其他 | ||
| 产品咨询 | PDF 499 KB | |
| 产品变更通告 | PDF 230 KB | |
6 items
|
||
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件