概览
描述
The DAC1653D is a high-speed, high-performance 16-bit dual-channel digital-to-analog converter (DAC). The device provides sample rates up to 2.0Gsps with selectable 2x, 4x, and 8x interpolation filters optimized for multi-carrier and broadband wireless transmitters. The DAC165xD integrates a JEDEC JESD204B compliant high-speed serial input data interface running up to 10Gbps allowing dual-channel input sampling at up to 1Gsps over four differential lanes. It offers numerous advantages over traditional parallel digital interfaces.
特性
- 1.0/1.5/2.0Gsps maximum output update rate
- 1Gsps maximum baseband input data rate
- 1, 2, or 4 configurable JESD204B serial input lanes running up to 10Gbps with embedded termination and programmable equalization
- JEDEC JESD204B device subclass I compliant: SYSREF-based deterministic and repeatable interface latency
- MDS enabling multiple DAC output streams being sample-level synchronized and phase coherent at the system-level
- Clock divider by 2,4,6,8 available at the input of the clock path with group delay compensation
- RF enable/disable pin and RF automatic mute for PA protection
- Power consumption 450mW per channel at 1.5Gsps
- Output common mode voltage 0.5V typical
- Typical dynamics performances: SFDR = 85dBc; IMD3= 85dBc; NSD = -164dBm/Hz
- Xilinx LogiCORE IP JESD204
- See: Altera JESD204B Reference Designs
产品对比
应用
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 3.81 MB | |
| 手册 - 软件 | ZIP 6.97 MB | |
| 手册 - 硬件 | PDF 4.27 MB | |
| 产品变更通告 | PDF 573 KB | |
| 产品变更通告 | PDF 362 KB | |
| 原理图 | ZIP 483 KB | |
6 items
|
||
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件