概览
描述
The 9FG430 is a Frequency Timing Generator that provides 4 HCSL differential output pairs. These outputs support PCI-Express Gen3, and QPI applications. The part supports Spread Spectrum and synthesizes several additional output frequencies from either a 14.31818 MHz crystal, a 25 MHz crystal or reference input clock. The 9FG430 also outputs a copy of the reference clock. Complete control of the device is available via strapping pins or via the SMBus interface.
特性
- 4 - 0.7 V current mode differential HCSL output pairs
- 1 - 3.3 V LVTTL REF output
- Pin-to-Pin with 9FG104D/Easy upgrade to PCIe Gen3
- Generates common frequencies from 14.318 MHz or 25 MHz; single part supports multiple applications
- Provides copy of reference output; eliminates need for additional crystal or oscillator
- Unused outputs may be disabled in Hi-Z save system power
- Device may be configured by SMBus and/or strap pins; can be used in systems without SMBus
- Cycle-to-cycle jitter: < 50 ps with 25 MHz input
- Output-to-output skew: <50 ps
- Phase jitter: PCIe Gen3 < 1 ps RMS
- Phase jitter: QPI 9.6 GB/s < 0.2 ps RMS
- 10 ppm synthesis error with 25 MHz input and Spread Off
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件
视频和培训
PCIe Clocking Architectures (Common and Separate)
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
Watch the Video Series Below
Video List
