瑞萨电子 (Renesas Electronics Corporation)
搜索

9ZX21901D

有效

Enhanced DB1900Z Compliant 19-Output Buffer

立即订购
9ZX21901D Datasheet

概览

The 9ZX21901D is a second-generation DB1900Z differential buffer for Intel Purley and newer platforms. The part is backward compatible with the 9ZX21901C while offering much-improved phase jitter performance. Fixed external feedback maintains low drift for critical QPI/UPI applications. In bypass mode, the 9ZX21901D can provide outputs up to 400MHz.

9ZX21901D - Block Diagram
9ZX21901D - Pinout
9ZX21901D - Block Diagram
9ZX21901D - Pinout
  • 19 HCSL output pairs
  • Fixed feedback path
  • Phase jitter: PCIe Gen 4 < 0.5ps rms
  • Phase jitter: UPI 9.6GT/s < 0.1ps rms
  • PLL or bypass mode; PLL can de-jitter incoming clock
  • 9 selectable SMBus Addresses
  • 8 dedicated OE# pins
  • 100MHz or 133MHz PLL mode; legacy QPI support
  • Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs
  • Spread spectrum compatible
  • SMBus interface
  • 10mm × 10mm 72-QFN package

文档

设计和开发

ECAD 模块

点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
 

扩展 ECAD 模块
Diagram of ECAD Models

产品选项

当前筛选条件

视频和培训

新闻和博客

Solving Common Issues with Respect to PCIe Timing Design on the Modern Server System 博客 2022年4月14日
Comparing and Contrasting PCIe and Ethernet Clock Jitter Specifications 博客 2018年5月22日
IDT Extends Leadership in Datacenter and Networking Systems with Launch of Its Latest PCI Express Timing Devices 新闻 2018年4月30日