跳转到主要内容

概览

描述

The 72V201 is a 256 x 9 First-In, First-Out memory with clocked read and write controls. It is a 3.3V version of the 72201 device. and is applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. It has 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dualclock operation.

特性

  • 10 ns read/write cycle time
  • 5V input tolerant
  • Read and Write clocks can be independent
  • Dual-Ported zero fall-through time architecture
  • Empty and Full Flags signal FIFO status
  • Programmable Almost-Empty and Almost-Full flags can be set to any depth
  • Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
  • Output Enable puts output data bus in high-impedance state
  • Available in 32-pin PLCC and TQFP packages
  • Industrial temperature range (–40C to +85C) is available

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - SPICE 登录后下载 TAR 32 KB
模型 - IBIS ZIP 10 KB
2 items

产品选项

当前筛选条件