跳转到主要内容

概览

描述

The 72V845 is a 4K x 18 dual sync FIFO with clocked read and write controls that is functionally equivalent to two 72V245 FIFO's in a single package with all associated control, data, and flag lines assigned to independent pins. This FIFO is useful for optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

特性

  • Optimal combination capacity , speed and design flexibility in a small footprint
  • 10 ns read/write cycle time
  • 5V input tolerant
  • IDT Standard or First Word Fall Through timing
  • Single or double register-buffered Empty and Full Flags
  • Easily expandable in depth and width
  • Asynchronous or coincident Read and Write Clocks
  • Asynchronous or synchronous programmable Almost-Empty and Almost-Full flags with default settings
  • Half-Full flag capability
  • Output enable puts output data bus in high-impedance state
  • Available in 128-pin TQFP
  • Industrial temperature range (–40C to +85C) is available

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - SPICE 登录后下载 TAR 32 KB
模型 - IBIS ZIP 11 KB
2 items

产品选项

当前筛选条件