概览

简介

The 841604I is an optimized PCIe and sRIO clock generator and member of the family of high-performance clock solutions from IDT. The device uses a 25MHz parallel crystal to generate 100MHz and 125MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter PCIe or sRIO or both clock signals. Designed for telecom, networking and industrial applications, the 841604I can also drive the high-speed sRIO and PCIe SerDes clock inputs of communication processors, DSPs, switches and bridges.

特性

  • Four differential clock outputs: configurable for PCIe (100MHz) and sRIO (125MHz) clock signals
  • Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input
  • Supports the following output frequencies: 100MHz or 125MHz
  • VCO: 500MHz
  • PLL bypass and output enable
  • PCI Express® (2.5Gb/s) and Gen 2 (5 Gb/s) jitter compliant
  • RMS phase jitter, 125MHz, using a 25MHz crystal
    (1.875MHz - 20MHz): 0.45ps (typical)
  • Full 3.3V power supply mode
  • -40°C to 85°C ambient operating temperature
  • Available in  lead-free (RoHS 6) package

文档

Document title Document type
类型
日期 日期
PDF 504 KB 数据手册
PDF 91 KB 应用文档
PDF 1.99 MB 应用文档
PDF 322 KB 应用文档
PDF 395 KB 应用文档
PDF 170 KB 应用文档
PDF 495 KB 应用文档
PDF 442 KB 应用文档
PDF 115 KB 应用文档
PDF 233 KB 应用文档
PDF 131 KB 应用文档
PDF 153 KB 应用文档
PDF 160 KB 应用文档
PDF 120 KB 应用文档
PDF 133 KB 应用文档
PDF 143 KB 应用文档
PDF 565 KB 应用文档
PDF 136 KB 应用文档
PDF 202 KB 应用文档
PDF 438 KB 应用文档
PDF 108 KB 应用文档
PDF 1016 KB End Of Life Notice
PDF 1.83 MB 概览
PDF 33 KB 产品变更通告
PDF 31 KB 产品变更通告
PDF 439 KB 产品变更通告
26 items

设计和开发

软件与工具

软件下载

Software title Software type 类型 日期 日期
PDF 1016 KB End Of Life Notice
1 item

模型

模型

文档标题 类型 类型 日期 日期
ZIP 37 KB 模型 - IBIS
1 item