概览

简介

The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.

特性

  • 10 ns read/write cycle time
  • Empty and Full flags signal FIFO status
  • Easy expandable in depth and width
  • Asynchronous or coincident read and write clocks
  • Programmable Almost-Empty and Almost-Full flags with default settings
  • Half-Full flag capability
  • Dual-Port zero fall-through time architecture
  • Output enable puts output data bus in high-impedance state
  • Available in 64-pin TQFP, STQFP and 68-pin PLCC packages
  • Industrial temperature range (–40C to +85C) is available

文档

Document title Document type
类型
日期 日期
PDF 205 KB 数据手册
PDF 125 KB 应用文档
PDF 334 KB 应用文档
PDF 645 KB End Of Life Notice
PDF 123 KB 指南
PDF 95 KB 产品变更通告
PDF 50 KB 产品变更通告
PDF 129 KB 产品变更通告
PDF 24 KB 产品变更通告
PDF 252 KB 产品变更通告
PDF 223 KB 产品变更通告
PDF 164 KB 产品变更通告
PDF 729 KB 产品变更通告
PDF 290 KB 产品变更通告
PDF 80 KB 产品变更通告
PDF 26 KB 产品变更通告
PDF 134 KB 产品变更通告
PDF 150 KB 产品变更通告
PDF 65 KB 产品变更通告
PDF 150 KB 产品变更通告
PDF 49 KB 产品变更通告
PDF 48 KB 产品变更通告
PDF 40 KB 产品变更通告
PDF 274 KB 产品变更通告
PDF 44 KB 产品变更通告
25 items

设计和开发

软件与工具

软件下载

Software title Software type 类型 日期 日期
PDF 645 KB End Of Life Notice
1 item

模型

模型

文档标题 类型 类型 日期 日期
ZIP 10 KB 模型 - IBIS
TAR 32 KB 模型 - SPICE
2 items

支持