概览

描述

The 70V7339 is a high-speed 512K x 18 (9Mbit) synchronous Bank-Switchable Dual-Ported SRAM is organized into 64 independent 8K x 18 banks and has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 8K x 18 memory block not already accessed by the other port. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

特性

  • Bank access controlled via bank address pins
  • Selectable Pipelined or Flow-Through output mode
  • Counter enable and repeat features
  • Dual chip enables allow for depth expansion without additional logic
  • Full synchronous operation on both ports
  • Separate byte controls for multiplexed bus and bus matching compatibility
  • LVTTL- compatible, 3.3V (±150mV) power supply for core
  • LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
  • Available in 208-pin fpBGA and 256-pin BGA packages
  • Includes JTAG functionality
  • Industrial temperature range (-40C to +85C) is available

文档

文档标题 类型 日期
PDF450 KB
数据手册
PDF225 KB
应用文档
PDF154 KB
应用文档
PDF112 KB
应用文档
PDF138 KB
应用文档
PDF14 KB
器件勘误表
PDF14 KB
器件勘误表
PDF70 KB
End Of Life Notice
PDF24 KB
产品变更通告
PDF252 KB
产品变更通告
PDF194 KB
产品变更通告
PDF729 KB
产品变更通告
PDF290 KB
产品变更通告
PDF80 KB
产品变更通告
PDF38 KB
产品变更通告
PDF26 KB
产品变更通告
PDF197 KB
产品变更通告
PDF150 KB
产品变更通告
PDF65 KB
产品变更通告
PDF150 KB
产品变更通告
PDF13 KB
产品变更通告
PDF274 KB
产品变更通告
PDF44 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF70 KB
End Of Life Notice

模块

模块

Title Type Date
模型 - BSDL
模型 - IBIS
模型 - SPICE
模型 - VHDL
模型 - Verilog

支持