概览
描述
The 1524A is a low-cost, very high-performance frequency generator and phase controlled clock synthesizer. It is perfectly suited to phase controlled clock synthesis and distribution as well as line-locked and genlocked applications. The 1524A offers two channels of clock phase controlled outputs; CLK and DPACLK. These two output channels have both 250 MHz PECL differential and 150 MHz SSTL_3 single-ended output pins. The CLK output channel has a fixed phase relationship to the PLL's input and the DPACLK uses the Dynamic Phase Adjust circuitry to allow control of the clock phase relative to input signal. Optionally, the CLK outputs can operate at half the clock rate and phase aligned with the DPACLK channel, enabling deMUXing of multiplexed analog-to-digital converters. The FUNC pin provides either the regenerated input from the phase-locked loop (PLL) divider chain output or a re-synchronized and sharpened input HSYNC. The advanced PLL uses either its internal programmable feedback divider or an external divider and is programmed by a standard I2C-bus™ serial interface.
特性
- Wide input frequency range
- 8 kHz to 100 MHz
- 250 MHz balanced PECL differential outputs
- 150 MHz single-ended SSTL_3 clock outputs
- Dynamic Phase Adjust (DPA) for DPACLK outputs
- Software controlled phase adjustment
- 360o Adjustment down to 1/64 clock increments
- External or internal loop filter selection
- Uses 3.3 VDC Inputs are 5 volt tolerant.
- I2C-bus serial interface runs at either low speed (100 kHz) or high speed (400 kHz).
- Hardware and Software PLL Lock detection
产品对比
应用
文档
|
|
|
---|---|---|
类型 | 文档标题 | 日期 |
数据手册 | PDF 677 KB | |
EOL 通告 | PDF 72 KB | |
EOL 通告 | PDF 72 KB | |
产品变更通告 | PDF 361 KB | |
EOL 通告 | PDF 72 KB | |
EOL 通告 | PDF 92 KB | |
EOL 通告 | PDF 388 KB | |
产品变更通告 | PDF 223 KB | |
8 items
|
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

产品选项
当前筛选条件