概览
描述
The M2004-01 is a Voltage Controlled SAW Oscillator (VCSO) based clock generator PLL designed for clock frequency translation and jitter attenuation in a high-speed data communications system. The clock multiplication ratio and output divider ratio are pin selectable and also configurable through serial programming. External loop components allow the tailoring of the PLL loop response.
特性
- Ideal for OC-48/192 data clock
- Integrated surface acoustic wave (SAW) delay line
- VCSO frequency from 300MHz to 700MHz (Specify VCSO center frequency at time of order)
- Low phase jitter of < 0.5ps RMS, typical (12kHz to 20MHz or 50kHz to 80MHz)
- Pin-selectable or serially programmed configuration
- The M2004-11 adds Hitless Switching with Phase Build-out (HS/PBO) to ensure SONET/SDH MTIE and TDEV compliance during reference clock reselection
- Reference clock inputs support single-ended LVCMOS, LVTTL
- Industrial temperature available
- Single 3.3V power supply
- Small 9mm x 9mm surface mount package
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件