概览
描述
The 72T3695 is a 32K x 36 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x36/x18/x9 data flow. TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.
特性
- User selectable HSTL/LVTTL Input and/or Output
- 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Output voltage
- 3.3V Input tolerant
- Program programmable flags by either serial or parallel means
- Big-Endian/Little-Endian user selectable byte representation
- Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-Full flags signal FIFO status
- Output enable puts data outputs into high impedance state
- JTAG port, provided for Boundary Scan function
- Available in 208-pin and 240-pin PBGA packages
- Easily expandable in depth and width
- Independent Read and Write Clocks (permit reading and writing simultaneously)
- Industrial temperature range (–40C to +85C) is available
产品对比
应用
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 456 KB | |
| EOL 通告 | PDF 546 KB | |
| EOL 通告 | PDF 548 KB | |
| 产品变更通告 | PDF 24 KB | |
| 产品变更通告 | PDF 80 KB | |
| 产品变更通告 | PDF 38 KB | |
| 产品变更通告 | PDF 211 KB | |
| 产品变更通告 | PDF 26 KB | |
| 产品变更通告 | PDF 274 KB | |
9 items
|
||
设计和开发
产品选项
当前筛选条件