概览
描述
The 551 is a low cost, high-speed single input to four output clock buffer. Part of Renesas' ClockBlocksTM family, this is our lowest cost, small clock buffer. See the 552-02B for monolithic dual version of the 551 in a 20 pin QSOP. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact Renesas for all of your clocking needs.
特性
- Low skew (250 ps) outputs
- Pb-free packaging
- Low cost clock buffer
- Packaged in 8-pin SOIC
- Input/Output clock frequency up to 160 MHz
- Non-inverting output clock
- Ideal for networking clocks
- Operating Voltages of 3.3 and 5.0 V
- Output Enable mode tri-states outputs
- Advanced, low power CMOS process
- Commercial and industrial temperature versions
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件