瑞萨电子 (Renesas Electronics Corporation)
搜索

5PB1104

有效
产品长期供货: 2040

1.8V to 3.3V 1:4 LVCMOS High-Performance Clock Buffer

立即订购
5PB11xx Family Datasheet

概览

The 5PB1104 is a high-performance 1:4 LVCMOS clock buffer that offers a best-in-class additive phase jitter of 50fs RMS. This clock buffer also supports an Output Enable function. It is available in 8-pin DFN and TSSOP packages and can operate from a 1.8V to 3.3V supply.

5PB1104 - Block Diagram
5PB1104 Pinout - QFN
5PB1104 Pinout - TSSOP
5PB1104 - Block Diagram
5PB1104 Pinout - QFN
5PB1104 Pinout - TSSOP
  • High-performance 1:4 LVCMOS clock buffer
  • Very low pin-to-pin skew: < 50ps
  • Very low additive jitter: < 50fs
  • Supply voltage: 1.8V to 3.3V
  • fMAX = 200MHz
  • Integrated serial termination for 50Ω channel
  • Packaged in 8-pin TSSOP and small DFN packages
  • Extended (-40 °C to +105 °C) temperature range
  • AEC-Q100 qualified, Automotive Grade 1 (-40 °C to +125 °C)
  • Industrial applications
  • Automotive
    • Radar, LiDAR, and other applications

文档

设计和开发

ECAD 模块

点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。

扩展 ECAD 模块
Diagram of ECAD Models

模型
类型 文档标题 日期
模型 - IBIS
5PB11xx Family IBIS Model
ZIP 24 KB
1 item

产品选项

当前筛选条件

视频和培训

5PB11xx Ultra Low Jitter LVCMOS Buffers

This video provides an overview of the LVCMOS High Performance Clock Buffer Family, highlighting their key features and capabilities.

Related Resources

Video List
5PB11xx Ultra Low Jitter LVCMOS Buffers
Low-jitter LVCMOS Fanout Clock Buffers by IDT

新闻和博客

The Value of Fractional Output Divider PLLs for Infotainment and Dashboard Applications 博客 2019年2月7日
Buff Up Your Design with Renesas Clock Buffers 博客 2018年12月15日
IDT Introduces Ultra-Low-Jitter Family of LVCMOS Clock Buffers 新闻 2015年3月30日