跳转到主要内容
VCSO Based GbE Clock Generator

封装信息

Lead Count (#) 36
Pkg. Type CLCC
Pkg. Code CG36
Pitch (mm) 0.6
Pkg. Dimensions (mm) 9.0 x 9.0 x 2.8

环境和出口类别

Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390000
Moisture Sensitivity Level (MSL) 1

产品属性

Pkg. Type CLCC
Lead Count (#) 36
Pb (Lead) Free Yes
Carrier Type Reel
Abs. Pull Range Min. (± PPM) 100
Core Voltage (V) 3.3
Feedback Input No
Input Freq (MHz) 30 - 30
Input Type Crystal, LVCMOS
Inputs (#) 1
Length (mm) 9
MOQ 500
Moisture Sensitivity Level (MSL) 1
Output Banks (#) 1
Output Freq Range (MHz) 187.5 - 187.5
Output Skew (ps) 100
Output Type LVPECL
Output Voltage (V) 3.3
Outputs (#) 2
Package Area (mm²) 81.0
Pb Free Category e4 Au
Phase Jitter Max RMS (ps) 1.000
Phase Jitter Typ RMS (ps) 0.500
Pitch (mm) 0.6
Pkg. Dimensions (mm) 9.0 x 9.0 x 2.8
Prog. Clock No
Qty. per Carrier (#) 0
Qty. per Reel (#) 500
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Temp. Range 0 to 70°C
Thickness (mm) 2.8
Width (mm) 9

描述

The M902-01 is a Phase-Locked Loop (PLL) based clock generator that uses an internal Voltage Controlled SAW Oscillator (VCSO) to produce a very low jitter output clock. It is ideal for Gigabit Ethernet. The output clock (frequency of 156.25MHz or 187.50MHz for example) is provided from two LVPECL clock output pairs (Specify frequency at the time of order). The accuracy of the output frequency is assured by the internal PLL, which phase-locks the internal VCSO to the reference input frequency (25MHz or 30MHz for example). The input reference can either be an external crystal, utilizing the internal crystal oscillator, or a stable external clock source such as a packaged crystal oscillator.