概览
描述
The 72V36110 128K x 36 SuperSync II FIFO memory with clocked read and write controls offers flexible bus-matching x36/x18/x9 data flow and asynchronous/synchronous translation on the read or write ports. SuperSync II FIFOs are appropriate for network, video, telecommunications, data communications, and other applications that need to buffer large amounts of data and match buses of unequal sizes.
特性
- Pin-compatible with the SuperSync II 72V36x0 family
- Up to 166MHz operation of the clocks
- User-selectable asynchronous read and/or write ports (PBGA only)
- User-selectable input and output port bus-sizing
- 5V input tolerant
- Auto power-down minimizes standby power consumption
- Master Reset clears the entire FIFO
- Partial Reset clears the data, but retains programmable settings
- Easily expandable in depth and width
- JTAG port, provided for Boundary Scan function (PBGA only)
- Independent Read and Write clocks
- Available in 128-pin TQFP or 144-pin PBGA packages
- Industrial temperature range (–40 °C to +85 °C) is available
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件