跳转到主要内容

概览

描述

The 72V3641is a 1K x 36 Sync FIFO memory that is a 3.3V version of the 723641. It supports clock frequencies up to 67 MHz and has read access times as fast as 10ns. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO operates in First Word Fall Through mode. Communication between each port may take place with two 36-bit mailbox registers. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

特性

  • Free-running CLKA and CLKB can be asynchronous or coincident
  • Clocked FIFO buffering data from Port A to Port B
  • Synchronous read retransmit capability
  • Mailbox register in each direction
  • Programmable Almost-Full and Almost-Empty flags
  • Microprocessor interface control logic
  • Input Ready (IR) and Almost-Full (AF) flags synchronized by CLKA
  • Output Ready (OR) and Almost-Empty (AE) flags synchronized by CLKB
  • Available in 132-pin PQFP and 120-pin TQFP packages
  • Easily expandable in width and depth
  • Industrial temperature range (–40C to +85C) is available

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - SPICE 登录后下载 TAR 40 KB
模型 - IBIS ZIP 11 KB
2 items

产品选项

当前筛选条件