跳转到主要内容

概览

描述

The 71V25761 3.3V CMOS synchronous SRAM is organized as 128K x 36 and contains write, data, address, and control registers. The burst mode feature offers the highest level of performance to the system designer, as the 71V25761 can provide four cycles of data for a single address presented to the SRAM.

特性

  • High system speed 200MHz (3.1ns clock access time)
  • LBO input selects interleaved or linear burst mode
  • Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
  • 3.3V core power supply
  • Power down controlled by ZZ input
  • 2.5V I/O
  • Optional - Boundary Scan JTAG interface (IEEE 1149.1 compliant)
  • Available in 100-pin TQFP and 119-pin BGA packages

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的产品,查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品,查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
 

Diagram of ECAD Models

产品选项

当前筛选条件