The 8T73S1802 is a fully integrated clock fanout buffer and frequency divider. The input signal is frequency-divided and then fanned out to one differential LVPECL and one LVCMOS output. Each of the outputs can select its individual divider value from the range of ÷1, ÷2, ÷4 and ÷8. Three control inputs EN, SEL0 and SEL1 (3-level logic) are available to select the frequency dividers and the output enable/disable state. The single-ended LVCMOS output is phase-delayed by 650ps to minimize coupling of LVCMOS switching into the differential output during its signal transition.
The 8T73S1802 is optimized to deliver very low phase noise clocks. The VBB output generates a common-mode voltage reference for the differential clock input so that connecting the VBB pin to an unused input (nCLK) enables to use of single-ended input signals. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The 8T73S1802 can be used with a 3.3V or a 2.5V power supply. The device is a member of the high-performance clock family from IDT.
日期 | ||
---|---|---|
PDF 1.04 MB | 数据手册 | |
PDF 91 KB | 应用文档 | |
PDF 728 KB | 产品变更通告 | |
PDF 1.99 MB | 应用文档 | |
PDF 2.97 MB | 产品变更通告 | |
PDF 217 KB | 概览 | |
PDF 5.71 MB | 产品变更通告 | |
PDF 5.61 MB | 产品变更通告 | |
PDF 983 KB | 产品变更通告 | |
PDF 36 KB | 产品变更通告 | |
PDF 322 KB | 应用文档 | |
PDF 596 KB | 产品变更通告 | |
PDF 544 KB | 产品变更通告 | |
PDF 170 KB | 应用文档 | |
PDF 495 KB | 应用文档 | |
PDF 442 KB | 应用文档 | |
PDF 180 KB | 应用文档 | |
PDF 153 KB | 应用文档 | |
PDF 160 KB | 应用文档 | |
PDF 120 KB | 应用文档 | |
PDF 565 KB | 应用文档 | |
21 items
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.