概览

描述

The 72801 is a 256 x 9 dual synchronous (clocked) FIFO. The device is functionally equivalent to two 72201 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72801 architecture lends itself to many flexible configurations such as: 2-level priority data buffering, Bidirectional operation, Width expansion and Depth expansion.

特性

  • Optimal combination of large capacity, design flexibility and small footprint
  • Ideal for prioritization, bidirectional, and width expansion applications
  • 10 ns read/write cycle time
  • Separate control lines and data lines for each FIFO
  • Separate Empty, Full, Programmable Almost-Empty and Almost- Full flags for each FIFO
  • Enable puts output data lines in high-impedance state
  • Available in 64-pin TQFP and STQFP packages
  • Industrial temperature range (–40C to +85C)

文档

文档标题 类型 日期
PDF215 KB
数据手册
PDF1.29 MB
End Of Life Notice
PDF645 KB
End Of Life Notice
PDF192 KB
End Of Life Notice
PDF24 KB
产品变更通告
PDF252 KB
产品变更通告
PDF164 KB
产品变更通告
PDF290 KB
产品变更通告
PDF80 KB
产品变更通告
PDF26 KB
产品变更通告
PDF150 KB
产品变更通告
PDF65 KB
产品变更通告
PDF65 KB
产品变更通告
PDF150 KB
产品变更通告
PDF48 KB
产品变更通告
PDF47 KB
产品变更通告
PDF274 KB
产品变更通告
PDF44 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF1.29 MB
End Of Life Notice
PDF645 KB
End Of Life Notice
PDF192 KB
End Of Life Notice

模型

模型

Title Type Date
ZIP11 KB
模型 - IBIS
TAR32 KB
模型 - SPICE