概览

描述

The 70T653M is a high-speed 256K x 36 Asynchronous Dual-Port Static RAM designed to be used as a stand-alone 18874K-bit Dual-Port RAM. An automatic power down feature controlled by the chip enables (either CE0 or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

特性

  • Dual-Port allows simultaneous access of the same memory location
  • RapidWrite Mode simplifies high-speed consecutive write cycles
  • Dual chip enables allow for depth expansion without external logic
  • Easily expands data bus width to 72 bits or more using the Busy Input when cascading more than one device
  • Busy input for port contention management
  • Interrupt Flags
  • Full on-chip hardware support of semaphore signaling between ports
  • Fully asynchronous operation from either port
  • Separate byte controls for multiplexed bus and bus matching compatibility
  • Sleep Mode Inputs on both ports
  • Single 2.5V (±100mV) power supply for core
  • LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port
  • Includes JTAG functionality
  • Available in a 256-ball BGA
  • Industrial temperature range (–40C to +85C) is available

文档

文档标题 类型 日期
PDF420 KB
数据手册
PDF129 KB
应用文档
PDF197 KB
应用文档
PDF182 KB
应用文档
PDF183 KB
应用文档
PDF97 KB
应用文档
PDF284 KB
应用文档
PDF24 KB
产品变更通告
PDF135 KB
产品变更通告
PDF194 KB
产品变更通告
PDF729 KB
产品变更通告
PDF80 KB
产品变更通告
PDF38 KB
产品变更通告
PDF26 KB
产品变更通告

设计和开发

模型

模型

Title Type Date
模型 - BSDL
模型 - IBIS

支持