概览
描述
The 71V424 3.3V CMOS SRAM is organized as 512K x 8. All bidirectional inputs and outputs of the 71V424 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.
特性
- JEDEC Center Power/GND pinout for reduced noise
- Equal access and cycle times
- Commercial and Industrial: 10/12/15ns
- Single 3.3V power supply
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly
- TTL-compatible
- Low power consumption via chip deselect
- Available in 36-pin, 400 mil plastic SOJ and 44-pin, 400 mil TSOP packages
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件