概览
描述
The 8S89871 is a high speed Differential-to-LVPECL Buffer/Divider. The 8S89871 has a selectable ÷2, ÷4, ÷8, ÷16 output dividers. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.
特性
- Three LVPECL output pairs
- Frequency divide select options: ÷2, ÷4, ÷8, ÷16 (Bank B)
- Pass-through output (Bank A)
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: 2.5GHz
- Bank skew: 40ps (maximum), Bank B
- Part-to-part skew: 230ps (maximum)
- Additive phase jitter, RMS: 0.15ps (typical)
- Voltage supply range: 2.375V to 3.6V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件