跳转到主要内容

概览

描述

The CD4030BMS types consist of four independent Exclusive OR gates. The CD4030BMS provides the system designer with a means for the direct implementation of the Exclusive OR function. The CD4030BMS is supplied in these 14-lead outline packages: Braze Seal DIP H4H, Frit Seal DIP H1B, Ceramic Flatpack H3W.

特性

  • High voltage type (20V rating)
  • Medium-speed operation tPHL, tPLH = 65ns (typ) at VDD = 10V, CL = 50pF
  • 100% tested for quiescent current at 20V
  • Standardized symmetrical output characteristics
  • 5V, 10V and 15V parametric ratings
  • Maximum input current of 1µA at 18V over full package temperature range; 100nA at 18V and +25 °C
  • Noise margin (over full package temperature range): 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
  • Meets all requirements of JEDEC tentative standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

产品对比

应用

文档

类型 文档标题 日期
数据手册 PDF 295 KB
宣传手册 PDF 467 KB
涨价通告 PDF 360 KB
其他
产品变更通告 PDF 230 KB
5 items

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件