瑞萨电子 (Renesas Electronics Corporation)
搜索

5V41315

过时

2 Output PCIe GEN1/2/3 Synthesizer

特性

  • 16-pin TSSOP or VFQFPN package; small board footprint
  • Outputs can be terminated to LVDS; can drive a wider variety of devices
  • OE control pin; greater system power management
  • Industrial temperature range available; supports demanding embedded applications
  • Cycle-to-cycle jitter: 80ps
  • Output-to-output skew: <50 ps
  • PCIe Gen2 phase jitter: <3.0ps RMS (Common Clock)
  • PCIe Gen3 phase jitter: <1.0ps RMS (Common Clock)
  • Low Phase Noise: 12KHz to 20MHz <6ps RMS
查找应用特定型时钟的其他产品
5V41315 Block Diagram
5V41315 Pinout Diagrams
5V41315 Block Diagram
5V41315 Pinout Diagrams

描述

The IDT5V41315 is a PCIe Gen1/2/3 clock synthesizer suitable for use in both Common-Clocked and Separate Reference clock with No Spread (SRNS) timing architectures. The IDT5V41315 uses a 25MHz input to generate 4 different output frequencies. The output frequency is selectable via select pins.

当前筛选条件

加载中
加载中

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

加载中 加载中