跳转到主要内容

概览

描述

The IDT613 is a low cost, low phase noise, high-performance clock synthesizer for any applications that require low phase noise and low jitter. It is IDT's lowest phase noise multiplier. Using IDT's patented analog and digital Phase-Locked Loop (PLL) techniques, the chip can accept a 25 MHz crystal or clock input, and produces output clocks up to 157.5 MHz. The chip has separate power supplies for the clock outputs, allowing each output to be run at different voltages. It also allows the core of the chip to operate at 3.3 V, while the output clocks run at either 2.5 V or 3.3 V.

特性

  • Packaged in 16-pin SOIC
  • Available in Pb (lead) free package
  • Uses a fundamental 25 MHz crystal or clock
  • Operating voltage of 3.3 V
  • Separate output voltage supplies which can run at 2.5 V or 3.3 V
  • Output clocks up to 157.5 MHz
  • Low phase noise: -110 dBc/Hz at 10 kHz
  • Low jitter of 36 ps (one sigma)
  • Advanced, low power, sub-micron CMOS process

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 3 KB
1 item

产品选项

当前筛选条件