概览
描述
The IDT6V31021 is a 4-output low- power differential buffer. Each output has its own OE# pin. It has a maximum operating frequency of 167 MHz and supports all SERDES clock frequencies for Freescale QorIQ CPUs.
特性
- 4 - low power differential output pairs
- Individual OE# control of each output pair
- Low power differential outputs
- Power down mode when all OE# are high
- Industrial temperature range
- 20-pin MLF
- Output cycle-cycle jitter <15 ps additive
- Output to Output skew: <50 ps
- PCIe Gen3 additive phase jitter <0.3 ps rms
- 10.3125G / 64 additive phase jitter <100 fs rms
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件
视频和培训
PCIe Clocking Architectures (Common and Separate)
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
Watch the Video Series Below
Video List
