跳转到主要内容

概览

描述

The 72V851 is an 8K x 9 dual synchronous FIFO that is functionally equivalent to two 72V251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each FIFO has a 9-bit input and output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation.

特性

  • Offers the optimal combination of capacity, speed, and design flexibility in a small footprint
  • Ideal for prioritization, bidirectional, and width expansion applications
  • 10ns read/write cycle time
  • 5V input tolerant
  • Separate control lines and data lines for each FIFO
  • Separate Empty, Full, programmable Almost-Empty and Almost-Full flags for each FIFO
  • Enable puts output data lines in a high-impedance state
  • Available in 64-pin TQFP and STQFP packages
  • Industrial temperature range (–40 °C to +85 °C) is available

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - SPICE 登录后下载 TAR 32 KB
模型 - IBIS ZIP 10 KB
2 items

产品选项

当前筛选条件