跳转到主要内容
注意 - 建议使用以下设备作为替代品:

概览

描述

The 8430S10I is a PLL-based clock generator specifically designed for Cavium Networks SoC processors. This high performance device is optimized to generate the processor core reference clock, the DDR reference clocks, the PCI/PCI-X bus clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN30XX/ CN31XX/CN38XX/CN58XX processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The extended temperature range of the 8430S10I supports telecommunication, networking, and storage requirements.

特性

  • One selectable clock for DDR 400/533/667, LVPECL/LVDS interface levels
  • Nine LVCMOS/ LVTTL outputs, 15Ω typical output impedance
  • Selectable external crystal or differential input source
  • Crystal oscillator interface designed for 25MHz, parallel resonant crystal
  • Differential input pair (CLK, nCLK) accepts LVPECL, LVDS, SSTL input levels
  • Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTL) input levels
  • Power output supply modes LVDS and LVPECL - full 3.3V LVCMOS - full 3.3V or mixed 3.3V core/2.5V output
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

模型 - IBIS IBS 85 KB
1 项目

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?