特性
- One differential LVDS output pair
- Crystal oscillator interface designed for 18pF, 25MHz parallel resonant crystal
- VCO range: 490MHz - 680MHz
- RMS phase jitter at 100MHz (12kHz - 20MHz): 0.792ps (typical)
- RMS phase jitter at 125MHz (12kHz - 20MHz): 0.773ps (typical)
- Full 3.3V output supply mode
- PCI Express® (2.5 Gb/s) and Gen 2 (5 Gb/S) jitter compliant
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
描述
The 844201I-45 is a PCI Express clock generator. The 844201I-45 can synthesize 100MHz or 125MHz reference clock frequencies with a 25MHz crystal. The 844201I-45 has excellent phase jitter performance and is packaged in a small 16-pin VFQFN, making it ideal for use in systems with limited board space.
当前筛选条件
筛选
软件与工具
样例程序
模拟模型
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
In this episode, Ron Wade from IDT (acquired by Renesas) explains PCIe common clocking and its impact on timing solutions. Learn about using a single clock source, fan-out buffers, and the considerations for spread spectrum and non-spread spectrum clocking in PCIe systems.
In this video, we explore PCIe with separate reference clocks and the effects of clock selection. Learn how separate reference clocks work and their impact on system performance and stability.
This video provides a high-level overview of Separate Reference Clock with Independent Spread (SRIS) architectures for PCI Express systems, additional performance requirements that this clocking architecture imposes on the reference clocks, and some system implications encountered trying to implement the architecture.