跳转到主要内容

概览

描述

The 9DB1200 is an Intel DB1200 Differential Buffer Specification device. This buffer provides 12 differential clocks at frequencies ranging from 100 MHz to 400 MHz. The 9DB1200 is driven by a differential output from a CK410B+ or CK509B main clock generator.

特性

  • 12 - 0.7 V current-mode differential output pairs.
  • Supports zero delay buffer mode and fanout mode.
  • Bandwidth programming available.
  • 100-400 MHz operation in PLL mode
  • 33-400 MHz operation in Bypass mode
  • 3 selectable SMBus addresses for easy system expansion
  • Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
  • Supports undriven differential outputs in Power Down Mode for power management.
  • Output cycle-cycle jitter < 50 ps
  • Output to output skew: 50 ps
  • Phase jitter: PCIe Gen2 < 3.1 ps RMS
  • Phase jitter: QPI < 0.5 ps RMS
  • 64-pin TSSOP Package
  • Available in RoHS compliant packaging

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 12 KB
1 item

产品选项

当前筛选条件

视频和培训

PCIe Clocking Architectures (Common and Separate)

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Watch the Video Series Below