跳转到主要内容

概览

描述

The 9EX21801 provides 18 output clocks for PCIe Gen2 (100MHz) or QPI (133MHz) applications. The 9EX21801 has 4 selectable SMBus addresses, and dedicated CKPWRGD/PD# and VDDA pins for easy board design. A differential CPU clock from a CK410B+ main clock generator, such as the 932S421, drives the 9EX21801. In fanout mode, the 9EX21801 provides outputs up to 400MHz.

特性

  • DIF output cycle-to-cycle jitter < 50ps
  • DIF output-to-output skew < 150 ps
  • PCIe Gen2 compliant phase noise
  • QPI 133MHz compliant phase noise
  • Supports output clock frequencies up to 400 MHz
  • 4 Selectable SMBus addresses
  • SMBus address is independent of PLL operating mode
  • Dedicated CKPWRGD/PD# and VDDA pins ease board design
  • Available in industrial temperature range (-40°C to +85°C)

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 9 KB
1 item

产品选项

当前筛选条件

视频和培训

PCIe Clocking Architectures (Common and Separate)

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Watch the Video Series Below