跳转到主要内容
DB1200G Frequency Gearing Clock for Intel CPU, PCIe Gen1 & Fully Buffered DIMM Clocks

封装信息

CAD 模型:View CAD Model
Pkg. Type:SSOP
Pkg. Code:PVG56
Lead Count (#):56
Pkg. Dimensions (mm):18.4 x 7.5 x 2.3
Pitch (mm):0.64

环境和出口类别

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)1

产品属性

Pkg. TypeSSOP
Lead Count (#)56
Pb (Lead) FreeYes
Carrier TypeReel
Accepts Spread Spec InputYes
Advanced FeaturesHiBW frequency translation capability
App Jitter CompliancePCIe Gen1, PCIe Gen2, FBD
Chipset ManufacturerIntel
Clock Spec.DB1200G
Diff. Input SignalingHCSL
Diff. Inputs1
Diff. Output SignalingHCSL
Diff. Outputs12
Diff. Termination Resistors48
FunctionBuffer
Length (mm)18.4
MOQ1000
Moisture Sensitivity Level (MSL)1
Output Enable (OE) Pins11
Output Freq Range (MHz)400
Package Area (mm²)138
Pb Free Categorye3 Sn
Pitch (mm)0.64
Pkg. Dimensions (mm)18.4 x 7.5 x 2.3
Power Consumption Typ (mW)970
Qty. per Carrier (#)0
Qty. per Reel (#)1000
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Supply Voltage (V)3.3 - 3.3
Tape & ReelYes
Temp. Range (°C)0 to 70°C
Thickness (mm)2.3
Width (mm)7.5
已发布No

描述

IDT9FG1201 follows the Intel DB1200G Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen1, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) can be equal to or have a gear ratio to the input clock. A differential CPU clock from a CK410B+ main clock generator, such as the IDT932S421, drives the IDT9FG1201. The IDT9FG1201 can provide outputs up to 400MHz.