概览
描述
The 9FGL699 is a 6-output low-power clock sythesizer for PCIe Gen2. It runs from a 25 MHz XTAL, provides spread spectrum capability, and has an SMBus for software control of the device.
特性
- 6 - 100 MHz Differential low power push pull (HCSL compatible) output pairs
- 32-pin QFN; space-savings
- Push Pull outputs
- Low power consumption, reduced component count
- PCIe Gen2
- Spread spectrum capability; reduced EMI when needed
- D2/D3 SMBus Write/Read SMBus address
- Cycle-to-cycle jitter <125 ps
- Output-to-output skew < 100 ps
- Current consumption < 40 mA
- PCIe Gen2 phase jitter < 3.0 ps RMS
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件
视频和培训
PCIe Clocking Architectures (Common and Separate)
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
Watch the Video Series Below
Video List
