概览
描述
The 9FGV0641 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family. The device has integrated 100 ohm output terminations providing direction connection to 100 ohm transmission lines. The device also has 6 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.
For information regarding evaluation boards and material, please contact your local IDT sales representative.
特性
-
PCIe Gen1–4 compliant
-
LP-HCSL outputs with integrated terminations; save 24 resistors compared to standard PCIe devices
-
54 mW typical power consumption; reduced thermal concerns
-
Outputs can optionally be supplied from any voltage between 1.05 and 1.8V; maximum power savings
-
OE# pins; support DIF power management
-
Programmable slew rate for each output; allows tuning for various line lengths
-
Programmable output amplitude; allows tuning for various application environments
-
DIF outputs blocked until PLL is locked; clean system start-up
-
Selectable 0%, -0.25% or -0.5% spread on DIF outputs; reduces EMI
-
External 25 MHz crystal; supports tight ppm with 0 ppm synthesis error
-
Configuration can be accomplished with strapping pins; SMBus interface not required for device control
-
3.3 V tolerant SMBus interface works with legacy controllers
-
Space saving 5x5 mm 40-pin VFQFPN; minimal board space
-
Selectable SMBus addresses; multiple devices can easily share an SMBus segment
产品对比
应用
设计和开发
软件与工具
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件
视频和培训
PCIe Reference Clock Jitter Budgets
Ron Wade, chief PCIe system architect explains the fundamental difference in reference clock jitter budgets between the first three generations of the specification and those of Gen4 and Gen5 which raise new challenges for designers.
Related Resources
Video List
