跳转到主要内容

概览

描述

The 854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer. The PCLKx, nPCLKx pairs can accept most standard differential input levels. With the selection of SEL_OUT signal, outputs can be selected be to either LVDS or LVPECL levels. The 854S204I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and bank skew characteristics make the 854S204I ideal for those clock distribution applications demanding well defined performance and repeatability. The 854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer. The PCLKx, nPCLKx pairs can accept most standard differential input levels. With the selection of SEL_OUT signal, outputs can be selected be to either LVDS or LVPECL levels. The 854S204I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and bank skew characteristics make the 854S204I ideal for those clock distribution applications demanding well defined performance and repeatability.

特性

  • Two programmable differential LVDS or LVPECL output banks
  • Two differential clock input pairs
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML
  • Maximum output frequency: 3GHz
  • Translates any single ended input signal to LVDS levels with resistor bias on nPCLKx inputs
  • Output skew: 15ps (maximum)
  • Bank skew: 15ps (maximum)
  • Propagation delay: 500ps (maximum)
  • Additive phase jitter, RMS: 0.15ps (typical)
  • Full 3.3V or 2.5V supply modes
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package
  • Two programmable differential LVDS or LVPECL output banks
  • Two differential clock input pairs
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML
  • Maximum output frequency: 3GHz
  • Translates any single ended input signal to LVDS levels with resistor bias on nPCLKx inputs
  • Output skew: 15ps (maximum)
  • Bank skew: 15ps (maximum)
  • Propagation delay: 500ps (maximum)
  • Additive phase jitter, RMS: 0.15ps (typical)
  • Full 3.3V or 2.5V supply modes
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 137 KB
1 item

产品选项

当前筛选条件