跳转到主要内容
±15kV ESD Protected, 100Mbps, 5V, PROFIBUS, Full Fail-safe, RS-485/RS-422 Transceivers

封装信息

CAD 模型:View CAD Model
Pkg. Type:MSOP
Pkg. Code:MQR
Lead Count (#):8
Pkg. Dimensions (mm):3.0 x 3.0 x 0.00
Pitch (mm):0.7

环境和出口类别

Moisture Sensitivity Level (MSL)1
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
RoHS (ISL3259EIUZ-T)下载

产品属性

Lead Count (#)8
Carrier TypeReel
Moisture Sensitivity Level (MSL)1
Pitch (mm)0.7
Pkg. Dimensions (mm)3.0 x 3.0 x 0.00
Pb (Lead) FreeYes
Pb Free CategoryPb-Free 100% Matte Tin Plate w/Anneal-e3
Temp. Range (°C)-40 to +85°C
Country of AssemblyMALAYSIA
Country of Wafer FabricationUSA
Advanced FeaturesHigh Speed
Data Rate (Mbps)100
Devices Allowed on Bus160
Half/Full DuplexHalf
High ESD ProtectionYes-IEC61000
Hot PlugYes
IS Enabled/Disabled2600/2600 µA
Length (mm)3
MOQ2500
Pkg. TypeMSOP
Primary FeatureESD Protected RS-485/422
Qualification LevelStandard
Receivers (#)1
SHDN ICC<1 μA
Secondary FeatureHigh Speed
Slew Rate LimitedNo
Supply Voltage Vcc (Min) (V)4.5
Supply Voltage Vcc Range4.5-5.5
Transmitters (#)1
Tx/Rx EnableYes
VL PinNo
Width (mm)3

描述

The ISL3259E is a ±15kV IEC 61000 ESD Protected, 5V powered, single transceiver that meets both the RS-485 and RS-422 standards for balanced communication. It also features the larger output voltage and higher data rate (up to 100Mbps) required by high-speed PROFIBUS applications. The low bus currents (+220μA/-150μA) present a 1/5 unit load to the RS-485 bus. This allows up to 160 transceivers on the network without violating the RS-485 specification’s load limit, and without using repeaters. This transceiver requires a 5V supply, and delivers at least a 2.1V differential output voltage. This translates into better noise immunity (data integrity), longer reach, or the ability to drive up to six 120Ω terminations in “star” or other non-standard bus topologies. SCSI applications benefit from the ISL3259E’s low receiver and transmitter part-to-part skews. The ISL3259E is perfect for high-speed parallel applications requiring simultaneous capture of large numbers of bits. The low bit-to-bit skew eases the timing constraints on the data latching signal. Receiver (Rx) inputs feature a “Full Fail-Safe” design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or terminated but undriven. Rx outputs feature high drive levels (typically >30mA at VOL = 1V) to ease the design of optically isolated interfaces. Hot plug circuitry ensures that the Tx and Rx outputs remain in a high impedance state while the power supply stabilizes. Driver (Tx) outputs are short-circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.