跳转到主要内容

概览

描述

The M2040 is a Voltage Controlled SAW Oscillator (VCSO) based clock generator PLL designed for clock protection, frequency translation, and jitter attenuation in fault tolerant computing applications. It features dual differential inputs with two modes of input selection: manual and automatic upon clock failure. The clock multiplication ratios and output divider ratio are pin selectable. External loop components allow the tailoring of the PLL loop response.

特性

  • Integrated Surface Acoustic Wave (SAW) delay line
  • VCSO frequency of 500.00MHz to 533.3334MHz
    * outputs VCSO frequency or half
  • Pin-configurable dividers
  • Loss of Lock (LOL) indicator output
  • Narrow bandwidth control input (NBW pin)
  • Initialization (INIT) input overrides NBW at power-up
  • Dual reference clock inputs support LVDS, LVPECL, LVCMOS, LVTTL
  • Automatic (non-revertive) reference clock reselection upon clock failure
  • Controlled PLL slew rate ensures normal system operation during reference reselection
  • Acknowledge pin indicates the actively selected reference input
  • Dual differential LVPECL outputs
  • Low phase jitter of < 0.5ps RMS, typical (12kHz to 20MHz or 50kHz to 80MHz)
  • Industrial temperature available
  • Single 3.3V power supply
  • Small 9mm x 9mm surface mount package

产品对比

应用

文档

产品变更通告 PDF 361 KB
EOL 通告 PDF 71 KB
2 项目

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?