跳转到主要内容
VCSO Based Frequency Translation PLL with Autoswitch Function

封装信息

Lead Count (#) 36
Pkg. Type CLCC
Pkg. Code CG36
Pitch (mm) 0.6
Pkg. Dimensions (mm) 9.0 x 9.0 x 2.8

环境和出口类别

Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390000
Moisture Sensitivity Level (MSL) 1

产品属性

Pkg. Type CLCC
Lead Count (#) 36
Pb (Lead) Free Yes
Carrier Type Reel
Common Input Freq (MHz) 266.670000
Core Voltage (V) 3.3
Diff. Input Signaling 3.3
Diff. Output Signaling 3.3
Divider Value 1, 2
Feedback Divider 1 - 1, 4 - 4, 8 - 8, 30 - 30, 32 - 32
Function Frequency Translation PLL with Autoswitch
I/O Voltage (V) 3.3 - 3.3
Input Freq (MHz) 250 - 267
Input Type LVPECL
Inputs (#) 2
Length (mm) 9
M/R Look-Up Table Yes
MOQ 500
Moisture Sensitivity Level (MSL) 1
Operating Freq 533.33300
Output Banks (#) 1
Output Freq Range (MHz) 500 - 534
Output Signaling LVPECL
Output Type LVPECL
Output Voltage (V) 3.3
Outputs (#) 2
Package Area (mm²) 81.0
Pb Free Category e4 Au
Phase Jitter Max RMS (ps) 0.500
Phase Jitter Typ RMS (ps) 0.250
Pitch (mm) 0.6
Pkg. Dimensions (mm) 9.0 x 9.0 x 2.8
Qty. per Carrier (#) 0
Qty. per Reel (#) 500
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Supply Voltage (V) 3.3 - 3.3
Tape & Reel Yes
Temp. Range 0 to 70°C
Thickness (mm) 2.8
Width (mm) 9

描述

The M2040 is a Voltage Controlled SAW Oscillator (VCSO) based clock generator PLL designed for clock protection, frequency translation, and jitter attenuation in fault tolerant computing applications. It features dual differential inputs with two modes of input selection: manual and automatic upon clock failure. The clock multiplication ratios and output divider ratio are pin selectable. External loop components allow the tailoring of the PLL loop response.