概览

描述

The 181-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT's proprietary mix of analog and digital Phase-Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB. The 181-51 offers center spread selection of +/-0.625% and +/-1.875%. Refer to the MK1714-01/02 for the widest selection of input frequencies and multipliers. IDT offers a complete line of EMI reducing clock generators. Consult us when you need to remove crystals and oscillators from your board.

特性

  • Pin and function compatible to Cypress W181-51
  • Packaged in 8-pin SOIC
  • Provides a spread spectrum output clock
  • Accepts a clock input and provides same frequency dithered output
  • Input frequency of 28 to 75 MHz for Clock input
  • Peak reduction by 7dB - 14dB typical on 3rd - 19th odd harmonics
  • Spread percentage selection for +/-0.625% and +/-1.875%
  • Operating voltage of 3.3 V and 5 V
  • Advanced, low-power CMOS process

文档

文档标题 类型 日期
PDF204 KB
数据手册
PDF91 KB
应用文档
PDF1.99 MB
应用文档
PDF322 KB
应用文档
PDF170 KB
应用文档
PDF146 KB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF115 KB
应用文档
PDF233 KB
应用文档
PDF160 KB
应用文档
PDF120 KB
应用文档
PDF565 KB
应用文档
PDF192 KB
End Of Life Notice
PDF439 KB
产品变更通告
PDF361 KB
产品变更通告
PDF223 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF192 KB
End Of Life Notice

模型