跳转到主要内容

概览

描述

The ISL6115EVAL1Z evaluation board is default provided as a +12V high-side switch controller with the CR level set at ~1.5A.

Bias and load connection points are provided along with test points for each IC pin. With J1 installed the ISL6115 will be biased from the +12V supply (VIN) being switched. Connect the load to VLOAD+. The PWRON pin pulls high internally enabling the ISL6115 if not driven low via PWRON test point or J2.

With R3 = 750Ω, the CR Vth is set to 15mV, and with the 10mΩ sense resistor (R1), the ISL6115EVAL1Z has a nominal CR level of 1.5A. The 0.01µF delay time to latch-off capacitor results in a nominal 1ms before latch-off of output after an OC event.

Also included with the ISL6115EVAL1Z board are one each of the ISL6116, ISL6117 and ISL6120 for evaluation of those ICs in a high-side application. Remove J1 and provide a separate +12V IC bias supply via VBIAS test point.

Reconfiguring the ISL6115EVAL1Z board for a higher CR level can be done by changing the RSENSE and/or RISET resistor values as the provided FET is rated for a much higher current.

特性

  • Hot swap single power distribution control
  • Overcurrent fault isolation
  • Programmable current regulation level
  • Programmable current regulation time to latch-off
  • Rail-to-rail common mode input voltage range
  • Internal charge pump allows the use of an N-channel MOSFET for +12V control
  • Undervoltage and overcurrent latch indicators
  • Adjustable turn-on ramp
  • Protection during turn-on
  • Two levels of overcurrent detection provide fast response to varying fault conditions
  • 1μs response time to dead short
  • Pb-free available (RoHS compliant)

应用

文档

设计和开发

软件与工具

软件下载

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件

支持

支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览常见问题解答

常见问题

浏览我们的知识库,了解常见问题的解答。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?