跳转到主要内容
瑞萨电子 (Renesas Electronics Corporation) - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

特性

  • Low Jitter
  • Wide input frequency range
  • 15.734 kHz to 100 MHz
  • PECL differential outputs
  • Up to 250 MHz
  • SSTL_3 Single-ended clock outputs
  • Up to 150 MHz
  • Dynamic Phase Adjust (DPA) for all outputs
  • I2C controlled phase adjustment
  • Full clock cycle down to 1/64 of a clock
  • Double-buffered control registers
  • External or internal loop filter selection
  • COAST input can disable charge pump
  • 3.3 VDD
  • 5 volt Tolerant Inputs
  • Industry Standard I2C-bus programming interface
  • PLL Lock detection via I2C or LOCK/REF output pin
  • 24-pin 300-mil SOIC package

描述

The 1523 is a low-cost, high-performance frequency generator. It is well suited to general purpose phase controlled clock synthesis as well as line-locked and genlocked high-resolution video applications. Using IDT's advanced low-voltage CMOS mixed-mode technology, the 1523 is an effective phase controlled clock synthesizer and also supports video projectors and displays at resolutions from VGA to beyond UXGA. The 1523 offers clock outputs in both differential (to 250 MHz) and single-ended (to 150 MHz) formats. Dynamic Phase Adjust (DPA) allows I2C™ control of the output clock's phase relative to the input sync signal. A second, half speed set of outputs that can be separately enabled allows such applications as clocking analog-to-digital converters. The FUNC pin provides either the regenerated input from the phase-locked loop (PLL) divider chain output, or the input HSYNC after being sharpened by the Schmitt trigger. Both signals are then delayed by the DPA. The advanced PLL uses either its internal programmable feedback divider or an external divider. Either the internal or external loop filters is software selectable. The COAST input pin disables the PLL's charge pump, causing the device to idle at the current speed for short periods of time, such as vertical blanking intervals. The device is programmed by a standard I2C-bus serial interface and is available in a 24-pin, wide small-outline integrated circuit (SOIC) package.

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
1523MLFObsoleteN/AOut of StockSOIC24#CYesTube
1523MLFTObsoleteN/AOut of StockSOIC24#CYesReel

支持社区

  1. 下载DA14580 Codeless AT Command Now Available 权限

    管理员你好,公司正在做DA14580的串口数据传输项目。 我想查阅及下载 Codeless AT Command Now Available ! 这里的文档和资料,但是一点击连接进去就 ...

    2018年8月29日
  2. da14580低功耗IO保持问题

    Hi Dialog, 我们在做一款监护手环类的产品,需要14580做蓝牙主端,同时控制GSM通信模块的电源 软件上我们设置了app_default_sleep_mode = ARCH_EXT ...

    2018年10月8日
  3. Using project exemple sps_host for alternating communication with 2 sps_device

    Hello, I am currently working on a project where a certain device must connect to others subdevice using the DSPS protocol. All the devices are DA14580. The central device is using the sps_host program and the others devices are using the sps_device program. For my testing setup, I ...

    2018年2月17日
查看所有来自 支持社区 的搜索结果 (6个)
支持社区

支持社区

在线询问瑞萨电子工程社群的技术人员,快速获得技术支持。
浏览文章

知识库

浏览我们的知识库,获取文章、常见问题解答及其他实用资源。
提交工单

提交工单

需要咨询技术性问题或提供非公开信息吗?