特性
- Lead-free packaging (Pb-free)
- Low jitter (typical 27 ps short term jitter)
- Wide input frequency range
- 8 kHz to 100 MHz
- LVCMOS single-ended clock outputs
- Up to 110 MHz
- Uses 3.3 V power supply
- 5 Volt tolerant Inputs (HSYNC, VSYNC)
- Coast (ignore HSYNC) capability via VSYNC pin
- Industry standard I2C-bus programming interface
- PLL Lock detection via I2C or LOCK output pin
- 16-pin TSSOP package
1526 - Block Diagram
描述
The 1526 is a low-cost, high-performance frequency generator. It is suited to general purpose phase controlled clock synthesis as well as line-locked and genlocked high-resolution video applications. Using IDT's advanced low-voltage CMOS mixed-mode technology, the 1526 is an effective clock synthesizer that supports video projectors and displays at resolutions from VGA to beyond XGA. The 1526 offers single-ended clock outputs to 110 MHz. The HSYNC_out, and VSYNC_out pins provide the regenerated versions of the HSYNC and VSYNC inputs synchronous to the CLK output. The advanced PLL uses its internal programmable feedback divider. The device is programmed by a standard I2C-bus™ serial interface and is available in a TSSOP16 package.
支持社区
-
DA14580通讯距离
工程版本：5.0.4 使用工程为OTA工程加入扩展睡眠，因为低功耗的原因修改了广播间隔和连接间隔 广播间隔为500ms~1s 连接 ...
2018年5月16日 -
关于14681的partition_table.h问题
您好，Dialog #if 0 PARTITION2( 0x000000 , 0x01E000 , NVMS_FIRMWARE_PART , 0 ) PARTITION2( 0x01E000 , 0x001000 , NVMS_PRODUCT_HEADER_PART , 0 ) PARTITION2( 0x01F000 , 0x001000 , NVMS_IMAGE_HEADER_PART , 0 ) PARTITION2( 0x020000 , 0x050000 , NVMS_FW_EXEC_PART , 0 ) PARTITION2( 0x070000 , 0x00D000 , NVMS_LOG_PART , 0 ) PARTITION2( 0x07D000 , 0x002000 , NVMS_PLATFORM_PARAMS ...
2017年7月5日 -
DA14580 UART2问题
我在BLE协议栈中使用UART2，发现做接收的时候很容易丢包，低功耗功能已经关闭了。。请问下这要如何解决？
2018年5月21日
知识库
-
使用DRP-AI执行推理
... 流程，请参阅DRP-AI Support Package中包含的文档。另外，DRP-AI Translator可从瑞萨电子网站下载。https://www.renesas.com/document/swo/drp-ai-translator-v160?language=en&r=1526446
2022年2月22日
