概览
描述
The IDT1894-32 is a low-power, physical-layer device (PHY) that supports the ISO/IEC 10Base-T and 100Base-TX Carrier-Sense Multiple Access/Collision Detection (CSMA/CD) Ethernet standards, ISO/IEC 8802-3. The IDT1894-32 is intended for MII, Node applications that require the Auto-MDIX feature that automatically corrects crossover errors in plant wiring. The IDT1894-32 incorporates Digital-Signal Processing (DSP) control in its Physical-Medium Dependent (PMD) sub layer. As a result, it can transmit and receive data on unshielded twisted-pair (UTP) category 5 cables with attenuation in excess of 24 dB at 100MHz. With this IDT-patented technology, the IDT1894-32 can virtually eliminate errors from killer packets. The IDT1894-32 provides a Serial-Management Interface for exchanging command and status information with a Station-Management (STA) entity. The IDT1894-32 Media-Dependent Interface (MDI) can be configured to provide either half- or full duplex operation at data rates of 10 Mb/s or 100Mb/s. In addition, the IDT1894-32 includes a programmable interrupt output function. This function consists of a digital output pin, an interrupt control register, a set of interrupt status register bits and a corresponding set of interrupt enable bits, and a pre-defined set of events which can be assigned as one of the interrupt sources. The purpose of this function is to notify the host of this PHY device when certain event happens via interrupt (the logic level on interrupt output pin going low or going high) instead of polling by the host. The events that could be used to generate interrupts are: receiver error, Jabber, page received, parallel detect fault, link partner acknowledge, link status change, auto-negotiation complete, remote fault, collision, etc. Applications: NIC cards, PC motherboards, switches, routers, DSL and cable modems, game machines, printers, network connected appliances, and industrial equipment.
特性
- Supports category 5 cables with attenuation in excess of 24dB at 100 MHz.
- Single-chip, fully integrated PHY provides PCS, PMA, PMD, and AUTONEG sub layers functions of IEEE standard.
- 10Base-T and 100Base-TX IEEE 8802.3 compliant
- MIIM (MDC/MDIO) management bus for PHY register configuration
- RMII interface support with external 50 MHz system clock
- Single 3.3V power supply
- Highly configurable
- Media Independent Interface (MII)
- Auto-Negotiation with Parallel detection
- Node applications, managed or unmanaged
- 10M or 100M full and half-duplex modes
- Loopback mode for Diagnostic FunctionsAuto-MDI/MDIX crossover correction
- Low-power CMOS (typically 300 mW)
- Power-Down mode typically 21mW
- Clock and crystal supported
- Interrupt pin option
- Fully integrated, DSP-based PMDAdaptive equalization and baseline-wander correction
- Transmit wave shaping and stream cipher scrambler
- MLT-3 encoder and NRZ/NRZI encoder
- Single power supply (3.3 V)
- Built-in 1.8 V regulator for core
- Available in 32-pin (5mm x 5mm) QFN package, Pb-free
- Available in Industrial Temp and Lead Free
产品对比
应用
设计和开发
开发板与套件
RA6M3 AI 套件开发平台
连接功能多种多样,并且可重新配置,助力 AI/ML 系统提速。 硬件平台便捷易用,适用于以 RA 系列 32 位 MCU 中 RA6M3 MCU 为基础的多模态 AI/ML 解决方案。
该硬件平台旨在用于支持实时分析(Realtime Analytics) 的各种 AI/ML 单/多模态使用场景。 它允许用户将不同的插件式传感器与板载的模拟麦克风、摄像头进行灵活多样的组合。
它由已搭载的 Reality AI 软件提供实时分析(Realtime Analytics)支持,此外,针对特定用户场景也可由瑞萨完善的合作伙伴网络提供方案支持。
AI...
RA4E1 AI 套件开发平台
连接功能多种多样,并且可重新配置,助力 AI/ML 系统提速。 硬件平台便捷易用,适用于以 RA 系列 32 位 MCU 中 RA4E1 MCU 为基础的多模态 AI/ML 解决方案。
该硬件平台旨在用于支持实时分析(Realtime Analytics) 的各种 AI/ML 单/多模态使用场景。 它允许用户将不同的插件式传感器与板载的模拟麦克风进行灵活多样的组合。
它由已搭载的 Reality AI软件 提供实时分析(Realtime Analytics)支持,此外,针对特定用户场景也可由瑞萨完善的合作伙伴网络提供方案支持。
AI...
基于 RA8D1 的 AI 开发平台
AIK-RA8D1 为开发人员提供了多种灵活的外扩连接,以加快 AI/ML 系统的开发。 硬件平台便捷易用,适用于以 RA 系列 32 位 MCU 中 RA8D1 MCU 为基础的多种 AI/ML 解决方案。
该硬件平台旨在用于支持视觉、实时分析和音频等各种 AI/ML 使用案例。 它允许用户将不同的插件式传感器与板载的模拟麦克风、摄像头进行灵活多样的组合。
该套件由 Reality AI Software 支持进行实时分析,并由 Renesas Ready 合作伙伴网络 支持用于基于特定视觉和音频的使用案例。
AIK-RA8D1...
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

产品选项
当前筛选条件