概览
描述
The 252 is a low cost, dual-output, field programmable clock synthesizer. The 252 can generate two output frequencies from 314 kHz to 200 MHz using up to two independently configurable PLLs. The outputs may employ Spread Spectrum techniques to reduce system electro-magnetic interference (EMI). Using IDT's VersaClock™ software to configure the PLL and output, the 252 contains a One-Time Programmable (OTP) ROM to allow field programmability. Programming features include 2 selectable configuration registers. The device employs Phase-Locked Loop (PLL) techniques to run from a standard fundamental mode, inexpensive crystal, or clock. It can replace multiple crystals and oscillators, saving board space and cost. The device also has a power-down feature that tri-states the clock outputs and turns off the PLLs when the PDTS pin is taken low. The 252 is also available in factory programmed custom versions for high-volume applications.
特性
- 8-pin SOIC package – Pb-free, RoHS compliant
- Two addressable registers
- Input crystal frequency of 5 to 27 MHz
- Clock input frequency of 3 to 150 MHz
- Output clock frequencies up to 200 MHz
- Configurable Spread Spectrum Modulation
- Operating voltage of 3.3 V
- Replaces multiple crystals and oscillators
- Controllable output drive levels
- Advanced, low-power CMOS process
产品对比
应用
设计和开发
软件与工具
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

模型
模型 - IBIS | ZIP 13 KB | |
1 项目
|
产品选项
当前筛选条件
支持
支持社区
-
RZ/G2UL EVK iperf测试以太网速率低
... 597 Mbits/sec 13 209 KBytes [11:29:25:900][ 5] 1.02-2.01 sec 71.6 MBytes 603 Mbits/sec 0 252 KBytes [11:29:26:891][ 5] 2.01-3.00 sec 62.1 MBytes 527 Mbits/sec 112 288 KBytes [11:29:27 ...
2024年7月12日 -
请问可以提供IAR FOR RL78 bootloader的样例工程程序吗?
在网上找遍了,都没有找到用IAR编译器做的bootloader样例工程程序或者说明,有没有朋友们做过了,麻烦分享一下,万分感谢:QQ:2521001943
2023年12月16日