特性
- Configurable OE pin function as OE, PD#, PPS, or DFC control function
- Configurable PLL bandwidth/minimizes jitter peaking
- PPS: Proactive Power Saving features save power during the end device power down mode
- PPB: Performance Power Balancing feature allows minimum power consumption based on the required performance
- DFC: Dynamic Frequency Control feature allows up to 4 different frequencies to switch dynamically
- Spread spectrum clock support to lower system EMI
- I2C interface
- Also supports crystal input
- Supported by Timing Commander™ software tool
- Available in AEC-Q100 qualified, Grade 2 (-40 °C to +105 °C) version
描述
The 5P35021 is a VersaClock® programmable clock generator designed for low-power, consumer, and high-performance PCI Express applications. The 5P35021 device is a three-PLL architecture design, and each PLL is individually programmable allowing for up to five unique frequency outputs. The 5P35021 has built-in unique features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshoot Reduction Technology (ORT), and Extreme Low Power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after powering up, and then program the 5P35021 again through the I2C interface.
The device has programmable VCO and PLL source selection to allow the user to do power-performance optimization based on the application requirements. It also supports one single-ended output and two pairs of differential outputs that support LVCMOS, LVPECL, LVDS, and LPHCSL. A low-power 32.768kHz clock is supported with only less than 5μA current consumption for the system RTC reference clock.
产品对比
| 5P35021 | 5L35021 | 5L35023 | 5P35023 | |
| Outputs (#) | 5 | 5 | 7 | 7 |
| Output Type | LP-HCSL, LVCMOS, LVDS, LVPECL | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS | LP-HCSL, LVCMOS, LVDS, LVPECL |
| Core Voltage (V) | 3.3 | 1.8 | 1.8 | 3.3 |
| Output Voltage (V) | 1.8, 2.5, 3.3 | 1.8 | 1.8 | 1.8, 2.5, 3.3 |
| Pkg. Dimensions (mm) | 3.0 x 3.0 x 1.0 | 3.0 x 3.0 x 1.0 | 4.0 x 4.0 x 0.9 | 4.0 x 4.0 x 0.9 |
产品参数
| 属性 | 值 |
|---|---|
| App Jitter Compliance | PCIe Gen1, PCIe Gen2, PCIe Gen3 |
| Outputs (#) | 5 |
| Output Type | LVCMOS, LVPECL, LP-HCSL, LVDS |
| Output Freq Range (MHz) | 0.032768 - 500 |
| Input Freq (MHz) | 1 - 160 |
| Inputs (#) | 1 |
| Input Type | Crystal, LVCMOS, LVPECL, LVDS, LP-HCSL |
| Output Banks (#) | 3 |
| Core Voltage (V) | 3.3 |
| Output Voltage (V) | 1.8, 2.5, 3.3 |
| Phase Jitter Typ RMS (ps) | 3 |
| Prog. Interface | I2C, OTP |
| Spread Spectrum | Yes |
封装选项
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 3.0 x 3.0 x 1.0 | 20 | 0.4 |
应用方框图
|
|
环视和 AR HUD 的视频输出扩展
集成视频输出和 AI 功能,用于环视系统和 AR HUD,有效降低成本和系统复杂度。
|
|
|
工业条码扫描器
高速工业条码扫描器方案,适用于集成 AI 的工业应用。
|
|
|
RZ/G2E 电源和时序系统级模块
电源和时序系统级模块(SoM)确保精确的时序和高效的功率分配。
|
筛选
软件与工具
样例程序
模拟模型
This video introduces IDT's VersaClock 3S Programmable Clock Generators, known for their innovative power-saving features and compact design that eliminates multiple timing components. Designed for applications in consumer, industrial, computing, and automotive sectors, these devices offer low power consumption and low jitter scalability, meeting PCI Express® Gen 1/2/3 standards.
Key features highlighted include Proactive Power Saving, Performance-Power Balancing, Dynamic Frequency Control, and Overshoot Reduction Technology. The video showcases the VersaClock 3S models, including the 5P35023 with multiple outputs and the 5P35021 with a 32.768KHz clock for RTC reference, supported by IDT's Timing Commander software for easy programming.
The VersaClock 3S devices deliver innovative power-saving features while saving board space by eliminating the need for multiple discrete timing components. Delivering low power and low jitter scalability, the VersaClock 3S devices meet requirements for widely used standards including PCI Express® Gen 1/2/3, and are ideal for consumer, industrial, computing, and automotive applications.
The 5P35023 and 5P35021 chips deliver a unique set of features offering an optimal combination of performance, power, and flexibility.
Description
IDT's innovative support tool, Timing Commander™, expedites development cycles by empowering customers to program sophisticated timing devices with an intuitive and flexible Graphical User Interface. IDT's Timing Commander is a Windows™-based platform designed to serve user-friendly configuration interfaces, known as personalities, for various IDT products and product families. With a few simple clicks, the user is presented with a comprehensive, interactive block diagram offering the ability to modify desired input values, output values, and other configuration settings. The software automatically makes calculations, reports status monitors, and prepares register settings without the need to reference a datasheet. The tool also automatically loads the configuration settings over USB to an IDT evaluation board for immediate application in the circuit. Once the device has been configured and tuned for optimal system performance, the configuration file can be saved for factory-level programming before shipment. For more information about Timing Commander, visit our Timing Commander page.
Resources
IDT provides a brief overview of the timing solutions optimized for various configurations using the NXP (Freescale) QorIQ / Layerscape processors.
Resources
IDT provides a brief tutorial on the timing solutions required for NXP (Freescale) QorIQ / Layerscape processor-based systems.
Presented by Ron Wade, PCI Express timing expert.