跳转到主要内容

概览

描述

The IDT 54FCT573T is an octal transparent latch with 3-state outputs and is intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. The 54FCT573T operates at -55C to +125C. (For commercial version, see 74FCT573T) 

特性

  • Std., A, and C speeds
  • Low input and output leakage <1 uA (max.)
  • CMOS power levels
  • True TTL input and output compatibility:– VOH = 3.3V (typ.)
  • – VOL = 0.3V (typ.)
  • High Drive outputs (-15mA IOH, 48mA IOL)
  • Meets or exceeds JEDEC standard 18 specifications
  • Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
  • Power off disable outputs permit "live insertion"
  • Available in 20 pin CERDIP and LCC package

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - SPICE 登录后下载 ZIP 17 KB
1 item

产品选项

当前筛选条件