跳转到主要内容
1K x 36 x 2 SyncBiFIFO, 5.0V

封装信息

CAD 模型:View CAD Model
Pkg. Type:TQFP
Pkg. Code:PN120
Lead Count (#):120
Pkg. Dimensions (mm):14.0 x 14.0 x 1.4
Pitch (mm):0.4

环境和出口类别

Pb (Lead) FreeNo
Moisture Sensitivity Level (MSL)3
ECCN (US)
HTS (US)

产品属性

Lead Count (#)120
Pb (Lead) FreeNo
Carrier TypeReel
ArchitectureBi-directional
Bus Width (bits)36
Core Voltage (V)5
Density (Kb)72
Family NameSyncBiFIFO
FunctionMailbox
I/O Frequency (MHz)83 - 83
I/O Type5.0 V TTL
InterfaceSynchronous
Length (mm)14
MOQ750
Moisture Sensitivity Level (MSL)3
Organization1K x 36 x 2
Package Area (mm²)196
Pb Free Categorye0
Pitch (mm)0.4
Pkg. Dimensions (mm)14.0 x 14.0 x 1.4
Pkg. TypeTQFP
Qty. per Carrier (#)0
Qty. per Reel (#)750
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Temp. Range (°C)0 to 70°C
Thickness (mm)1.4
Width (mm)14
已发布No

描述

The 723642 is a monolithic Bidirectional SyncFIFO (clocked) memory. Two independent 1K x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.