概览
描述
The 72T1885 is a 32K x 18 / 64K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.
特性
- User selectable HSTL/LVTTL Input and/or Output
- 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Output voltage
- 3.3V Input tolerant
- Program programmable flags by either serial or parallel means
- Big-Endian/Little-Endian user selectable byte representation
- Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-Full flags signal FIFO status
- Output enable puts data outputs into high impedance state
- JTAG port, provided for Boundary Scan function
- Available in 144-pin PBGA package
- Easily expandable in depth and width
- Independent Read and Write Clocks (permit reading and writing simultaneously)
- Industrial temperature range (–40C to +85C) is available
产品对比
应用
文档
相关文档
请登录后开启订阅
| 数据手册 | PDF 384 KB | |
| EOL 通告 | PDF 497 KB | |
| 产品变更通告 | PDF 24 KB | |
| 产品变更通告 | PDF 80 KB | |
| 产品变更通告 | PDF 211 KB | |
| 产品变更通告 | PDF 26 KB | |
| 产品变更通告 | PDF 274 KB | |
7 项目
|
||
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接，查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用，可直接在 SamacSys 请求该符号或模型。
产品选项
当前筛选条件
