特性
- User selectable HSTL/LVTTL Input and/or Output
- 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Output voltage
- 3.3V Input tolerant
- Program programmable flags by either serial or parallel means
- Big-Endian/Little-Endian user selectable byte representation
- Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-Full flags signal FIFO status
- Output enable puts data outputs into high impedance state
- JTAG port, provided for Boundary Scan function
- Available in 208-pin and 240-pin PBGA packages
- Easily expandable in depth and width
- Independent Read and Write Clocks (permit reading and writing simultaneously)
- Industrial temperature range (–40C to +85C) is available
72T36125 - Block Diagram
描述
The 72T36125 is a 256K x 36 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x36/x18/x9 data flow. TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.
产品参数
| 属性 | 值 |
|---|---|
| Core Voltage (V) | 2.5 |
| Bus Width (bits) | 36 |
| Density (Kb) | 9216 |
| Pkg. Code | BBG240 |
| Interface | Synchronous |
| I/O Type | 1.5 V HSTL, 2.5 V LVTTL, 3.3 V LVTTL |
| I/O Frequency (MHz) | 225 - 225 |
| Organization | 256K x 36 |
| Temp. Range (°C) | 0 to 70°C |
| Architecture | Uni-directional |
封装选项
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| PBGA | 19.0 x 19.0 x 1.76 | 240 | 1 |
